Abstract-This paper presents a co mparative performance study of various analog integrated circuits (namely CC-II, DVCC, CDBA and CDTA ) used with ISFET for monitoring the quality of water. The use of these active co mponents makes the implementation simp le and attractive. The functionality of the circu its are tested using Tanner simu lator version 15 fo r a 70nm CM OS process model also the transfer functions realization for each is done on MATLA B R2011a version, the Very high speed integrated circuit Hardware description language(VHDL) code for all scheme is simu lated on Xilin x ISE 10.1 and various simu lation results are obtained and its is found that DVCC is most stable and consume maximu m power whereas CC-II is the least stable and consumes minimu m power amongst all the four deployed analog IC's. Detailed simulat ion results are included in the paper to give insight into the research work carried out.
I. Introduction
Water is vital for all known forms of life. With the expansion of industrial production and increase in the population every year, wastewater produced by industry discharged into rivers and lakes due to which the quality of water is destroyed by a large extent. Hence, it is more and more urgent to take effective measure to monitor and protect the water resources. Many research works have contributed to design quality measuring devices [1] . But it's always a challenge to select a mo re precise and accurate device for monitoring the quality. Analog Integrated Circuits play a crit ical ro le in most modern co mmunicat ion systems as well as in application where miniaturizat ion, lo w cost and low power have a high prio rity [2] . With the inevitable combination, in modern Integrated Systems of analog and digital, i.e. mixed mode signal processing on a chip, not only the analog designer but also the d igital IC designer must become familiar with characteristics and limitat ions of analog signal processing and its on-chip building blocks, i.e., co mponents such as transistors, amp lifiers and filters [3] . Analog VLSI can address almost all real world problems and finds existing new informat ion processing application in variety of areas such as integrated sensors, image processing, speech recognition, hand writ ing recognition etc. All conventional analog circuits e.g. op-amps, voltage to frequency converters, voltage comparators etc. are voltage mode circuits(VM C), which suffer fro m low BWs arising due to stray and circuit capacitances and are not suitable in high frequency application. The need for low voltage low power circuits is immense in portable electronic equip ment like laptop computers, pace makers, cell phones etc [4] . VM Cs are rarely used in low voltage circu its as the minimu m b ias voltage depends on Threshold voltage of the MOSFETs. However, in cu rrent-mode circuits (CM C), the currents decide circuit operations and enable design of systems that can operate over wide dynamic range. The low end of circuit operating range is limited by leakage current and noise floor level while the high end is decided by degradation of the trans -conductance per unit current available above the threshold voltage. CM C can offer to the designer large bandwidths, greater linearity, wider dynamic range, simp le circuit ry and lo w power consumption [5] . Due to above advantages of current mode devices one can use them to achieve high performance circuit.
II. ISFET
An ISFET is an ion-sensitive field-effect transistor which has a property of measuring ion concentrations in solution; when the ion concentration (such as H + ) changes, the current through the trans istor will change accordingly [6] . Here, the solution is used as the gate electrode. A voltage between substrate and oxide surfaces arises due to an ions' sheath. The ISFET has the similar structure as that of the MOSFET except that the poly gate of M OSFET is removed fro m the silicon surface and is rep laced with a reference electrode inserted inside the solution, which is direct ly in contact with the hydrogen ion (H+) sensitive gate electrode [7] . At the interface between gate insulator and the solution, there is an electric potential difference that depends on the concentration of H+ o f the solution, or so called, p H value. The variation of this potential caused by the pH variation will lead to modulation of the drain current [8] . As a result, the Id-Vgs transfer characteristic of the ISFET, working in triode region, can be observed similar with that of MOSFET:
The threshold voltage is only different in case of MOSFET. In ISFET, defining the metal connection of the reference electrode as a remote gate, the threshold voltage is given by:
Where E Ref is Potential of reference electrode, ∆ф 1j is the potential drop between the reference electrode and the solution, which typically has a value of 3mV [9] . Ψ eol is the potential wh ich is pH-independent; it can be viewed as a common-mode input signal for an ISFET interface circuit in any pH buffer solution and can be nullified during system calibration and measurement procedures with a typical value of 50 mV [10] . χ sol is the surface dipole potential of the solvent being independent of pH., the terms in the parentheses are almost the same as that of the MOSFET threshold voltage except that of absence of the gate metal function. The other terms in above equation are a group of chemical potential, among wh ich the only chemical input parameter shown has to be a function of solution pH value. Th is chemical dependent characteristic has already been exp lained by the Hal and Eijkel's theory [11] wh ich is elaborated using the general accepted sitebinding model and the Gouy-Chapman-Stern model.
Why readout Circuits?
The main reason of employ ing a readout circuit to an ISFET circu itry, is the fact that the fluctuation of pH influences the threshold voltage, which is internal parameter of the FET and can manifest itself as a voltage signal at output but as a function of the trans conductance .The trans conductance is a passive parameter and in order to derive voltage or current signal fro m its fluctuations the sensor has to be attached to conditioning and transmitting circu it. In these novel designs the various current mode devices along with few passive components are used to build various readout circuits.
III. Current Mode Devices
In this real world most of the existing signals are analog in nature. The analog signals are act as a bridge between real world and the digital system. Init ially, in the beginning of electronics Voltage mode devices are used but these devices are limited by bandwidth, slew rate, etc. Hence CMD are used because of their high bandwidth and high dynamic range. So me CMD devices are discussed briefly in the following sections
Current Conveyor
The current conveyor is a grounded three-port network represented by the black bo x as shown in Tab le 1 with the three ports denoted by x, y, and z. Its terminal characteristics can be represented best by a hybrid matrix giv ing the outputs of the three ports in terms of their corresponding inputs. The general Current Conveyor (CC) can be represented by the following input-output matrix relation: When a=1, the first generation current conveyor (co mmonly denoted CCI) is obtained [12] . For a=0, we obtain the second generation current conveyor (commonly denoted CCII). For a=-1 we obtain the third generation current conveyor (co mmonly denoted CCIII). Usually, b=±1. has a positive current transfer ratio and is denoted by CCI+, CCII+ or CCIII+ while negative b means that it has a negative current transfer ratio and is denoted by CCI-, CCII-or CCIII-.
DVCC
The differential voltage current conveyor (DVCC) is an extension of the second-generation current conveyor (CCII) introduced by Sedra and Smith [13] . Recently, the CCII has been realized using MOS t ransistors, with the intention to integrate the different CCII c ircu it applications on one chip. The CCII proves to be a versatile building block that can be used to implement a variety of high-performance circuits wh ich are simp le to construct. The DVCC is a five -port building b lock as shown in table. 1. It has two voltage input terminals: Y1 and Y2, wh ich have high input impedance. The terminal X is a low impedance current input terminal. There are two high impedance current output terminals: Z1 and Z2. The DVCC is a versatile building block for applications demanding floating inputs. The CMOS realizations of this block are g iven. The proposed circuits are insensitive to the threshold voltage variation caused by the body effect. Th is minimizes the layout area and makes the circuit co mpatible with standard CMOS processes. The output currents (I Z1 and I Z2 ) follows the input current through terminal X. I Z1 has the same polarity as I X , and I Z2 is in the opposite polarity as I X . The voltage of X terminal is related by the two input voltages:
CDBA
The current differencing buffered amplifier (CDBA) is a recently reported active component especially suitable for a class of analog s ignal processing applications [14] . The fact that the device can operate in both current and voltage modes provides flexibility and enables a variety of circuit designs. It has been shown that the differential nature at the input of the device considerably simplifies the implementation of CDBAbased continuous-time M OSFET-C filters in contrast to their classical operational amp lifier counterparts. A block d iagram o f the CDBA is given in Table 1 , and the behavior of the component is characterized by the following equations: shows that terminals z and w of the device can be considered as the current and voltage outputs, respectively. The difference of the input currents Ip and In, is reflected to terminal z, whereas the voltage of terminal w follows the voltage of terminal z. Moreover, the difference of the input currents is conveyed to terminal w as voltage via impedance connected to terminal z. Thus, the CDBA can be considered as a Tran's impedance amplifier. 
CDTA
Since an introduction of the current differencing trans-conductance amplifier (CDTA) in 2003, it has been acknowledged to be a versatile current-mode active build ing block in designing analog circuits [15] . This device that has two current inputs and two kinds of current output provides an easy implementation of current-mode active filters. It also exhib its the ability of for Monitoring Quality of Water Using Analog Integrated Circuits Copyright © 2012 MECS I.J. Intelligent Systems and Applications, 2012, 11, 91-98 electronic tuning by the help of its trans -conductance gain (gm). A ll these advantages together with its current-mode operation nature make the CDTA a promising choice for realizing the current-mode filters. As a result, a variety of CDTA applications has also been considered by various researchers.
Inference from the table1: a. CC-II Fro m the matrix we can deduce the following relation: i y = 0; v x = v y ; i z = +-i x
• If a voltage is applied to terminal Y, an equal potential will appear on the input terminal X • The current in node Y=0 • The current I will be conveyed to output terminal Z such that terminal Z has the characteristics of a current source, of value I, with high output impedance • Potential of X being set by that of Y, is independent of the current being forced into port X • Terminal Y exhibits infinite input impedance.
b. CDBA
The matrix shows that the difference of the input currents i p and i n is (i p -i n ) and is conveyed into the output voltage v w via external impedance connected at terminal z. The terminal z and w can be considered as the considered as the current and voltage outputs, respectively.
c. DVCC
While the X terminal voltage fo llo ws the voltage difference of terminals Y1 and Y2, a current injected at the X terminal is being replicated to the Z terminal. An ideal DVCC exhibits zero input resistance at terminal X, and infinite resistance at both Y terminals as well as the Z terminal.
d. CDTA
The matrix helps us deduce the following relations:
CDTA has a pair of low-impedance current inputs and p, n and an au xiliary terminal z, whose outgoing current is the difference of input currents. Here, output terminal currents are equal in magnitude, but flow in opposite directions, and the product of transconductance (g m ) and the voltage at the z terminal g ives their magnitudes. Fro m the power co mparison chart we in fer that the four analog circuits used to aid the ISFET for quality measurement of water consume power in ascending order of the series given below: CC-II < CDBA < CDTA < DVCC Whereas from the stability analysis chart we obtain the following series: CC-II < CDBA < CDTA < DVCC Fro m these two results we co me down to the conclusion that although DVCC consumes more power yet it has maximu m stability amongst all the other deployed circuits. Whereas if we can make a tradeoff with stability then CC-II is the best approach since it consumes least power i.e. only 2% when co mpared with the 45% of DVCC.
IV. Simulation and Results Analysis
The Circu it simulat ion of a water quality monitoring device using ISFET involving various CMOS analog devices is simu lated on Tanner Tool version 15 Form this we co me down to the conclusion that the average power dissipated is maximu m in case of DVCC followed by CDTA; CDBA and CC-II consume the least power amongst all.
h. Maximu m power dissipated in watts is listed for the four cases:
1. CC-II -5.574213e-002 2. DVCC -5.949921e-001 3. CDBA -1.380950e-001
Fro m this we co me down to the conclusion that the maximu m power d issipated is maximu m for DVCC followed by CDTA then CDBA and then CC-II. As expected it follows the same precedence as in the case above.
i.
Minimu m power d issipated in watts is listed for the four cases:
1. CC-II -2.131296e-002 2. DVCC -5.242404e-001 3. CDBA -1.307342e-001 4. CDTA -5.315526e-001
Fro m this we co me down to the conclusion that the minimu m power dissipated is maximu m fo r DVCC followed by CDTA then CDBA and then CC-II. Again it follows the same pattern as the above two series which is very much expected, as well.
j.
Stability analysis that is acco mplished via constructing Nyquist and Bode plots reveals that all the four techniques are closed loop stable and the phase margin (in degree) obtained fro m these plots are listed as follows:
1. CC-II -48.6 2. DVCC -68.5 3. CDBA -58.5 4. CDTA -61.5
Fro m this we understand the fact the DVCC, since its phase marg in is the largest amongst all is most stable followed by CDTA then CDBA and then CC-II i.e. DVCC is most whereas CC-II is least stable amongst all.
V. Conclusions
In this paper, readout circuit employing second generation analog devices namely CC-II, DVCC, CDBA and CDTA is proposed. As a result of the various analysis made we arrive at the following important results: a. CC-II < CDBA < CDTA < DVCC -power consumption (in watts)
b. CC-II < CDBA < CDTA < DVCC -stability
The above results shows CC-II based readout circuit device consumes least power but adequate stability. On the other hand DVCC based readout circuit are mo re stable and consumes least power. Results of computer simu lations and its comparison with experimental data and with transistor-level simulat ion demonstrated an accuracy of the approach. All the results are in good agreement with the theoretical analysis.
Future work
This study may be extended and more improvement in terms of power and size can be achieved at layout level and thus more effective results may be obtained.
